Regviz

Microchip Technology /ATSAMV71Q21 /MCAN0 /FBTP

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FBTP

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/MCAN0/FBTP#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FSJW 0FTSEG2 0FTSEG10FBRP0 (DISABLED)TDC 0TDCO

TDC=DISABLED

Description

Fast Bit Timing and Prescaler Register

Fields

FSJW

Fast (Re) Synchronization Jump Width
FTSEG2

Fast Time Segment After Sample Point
FTSEG1

Fast Time Segment Before Sample Point
FBRP

Fast Baud Rate Prescaler
TDC

Transceiver Delay Compensation

0 (DISABLED): Transceiver Delay Compensation disabled.

1 (ENABLED): Transceiver Delay Compensation enabled.
TDCO

Transceiver Delay Compensation Offset

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data